m255
K4
z2
!s11f vlog 2025.2 2025.05, May 31 2025
13
!s112 1.1
!i10d 8192
!i10e 25
!i10f 100
cModel Technology
Z0 d/home/frank/data/projects/upwork/grandcroix/github/fpga.backup/quartus/llm/ip/hbm_fp_0_example_design/sim/ed_sim/mentor
Xhydra_mem_axi4_driver_pkg
Z1 !s106 Intel
2../../ip/ed_sim/ed_sim_traffic_generator/hydra_driver_mem_axi4_100/sim/hydra_mem_axi4_driver_pkg.sv
Z2 DXx6 sv_std 3 std 0 22 @5XbY]_OacJl=`ToSm<M^0
Z3 !s110 1777055423
!i10b 1
!s100 EZaG^o=oHFBkLL7U;A@lK3
I:X5mEGa<UPBXE5GTI;DHH0
S1
R0
Z4 w1777055305
8../../ip/ed_sim/ed_sim_traffic_generator/hydra_driver_mem_axi4_100/sim/hydra_mem_axi4_driver_pkg.sv
F../../ip/ed_sim/ed_sim_traffic_generator/hydra_driver_mem_axi4_100/sim/hydra_mem_axi4_driver_pkg.sv
!i122 1
Z5 L0 15 0
V:X5mEGa<UPBXE5GTI;DHH0
Z6 OL;L;2025.2;82
r1
!s85 0
31
Z7 !s108 1777055423.000000
!s107 ../../ip/ed_sim/ed_sim_traffic_generator/hydra_driver_mem_axi4_100/sim/hydra_mem_axi4_driver_pkg.sv|
!s90 -reportprogress|300|-sv|-suppress|13338|../../ip/ed_sim/ed_sim_traffic_generator/hydra_driver_mem_axi4_100/sim/hydra_mem_axi4_driver_pkg.sv|-work|./libraries/altera_common_sv_packages|-statslog|./libraries/stats_log|-csession=incr|-csessiondir|./libraries/sessions|
!i113 0
Z8 o-suppress 13338 -sv -work ./libraries/altera_common_sv_packages -L mtiAvm -L mtiRnm -L mtiOvm -L mtiUvm -L mtiUPF -L infact
Z9 tCvgOpt 0
Xhydra_rtl_library_pkg
R1
2../../ip/ed_sim/ed_sim_traffic_generator/hydra_rtl_library_100/sim/hydra_rtl_library_pkg.sv
R2
R3
!i10b 1
!s100 ^@a5z0cMilR9U]_jP[V?f1
I4gM6mAdZO8IXR8zXLi>[60
S1
R0
R4
8../../ip/ed_sim/ed_sim_traffic_generator/hydra_rtl_library_100/sim/hydra_rtl_library_pkg.sv
F../../ip/ed_sim/ed_sim_traffic_generator/hydra_rtl_library_100/sim/hydra_rtl_library_pkg.sv
!i122 0
R5
V4gM6mAdZO8IXR8zXLi>[60
R6
r1
!s85 0
31
R7
!s107 ../../ip/ed_sim/ed_sim_traffic_generator/hydra_rtl_library_100/sim/hydra_rtl_library_pkg.sv|
!s90 -reportprogress|300|-sv|-suppress|13338|../../ip/ed_sim/ed_sim_traffic_generator/hydra_rtl_library_100/sim/hydra_rtl_library_pkg.sv|-work|./libraries/altera_common_sv_packages|-statslog|./libraries/stats_log|-csession=incr|-csessiondir|./libraries/sessions|
!i113 0
R8
R9
Xverbosity_pkg
R1
2../../ip/ed_sim/ed_sim_uib_pll_refclk_source/altera_avalon_clock_source_191/sim/verbosity_pkg.sv
R2
R3
!i10b 1
!s100 iL_6>2j1Qz>7b0TDA<o3W1
IBzk84`j7GD28o4cG2Xd2T1
S1
R0
R4
8../../ip/ed_sim/ed_sim_uib_pll_refclk_source/altera_avalon_clock_source_191/sim/verbosity_pkg.sv
F../../ip/ed_sim/ed_sim_uib_pll_refclk_source/altera_avalon_clock_source_191/sim/verbosity_pkg.sv
!i122 2
L0 61 0
VBzk84`j7GD28o4cG2Xd2T1
R6
r1
!s85 0
31
R7
!s107 ../../ip/ed_sim/ed_sim_uib_pll_refclk_source/altera_avalon_clock_source_191/sim/verbosity_pkg.sv|
!s90 -reportprogress|300|-sv|-suppress|13338|../../ip/ed_sim/ed_sim_uib_pll_refclk_source/altera_avalon_clock_source_191/sim/verbosity_pkg.sv|-work|./libraries/altera_common_sv_packages|-statslog|./libraries/stats_log|-csession=incr|-csessiondir|./libraries/sessions|
!i113 0
R8
R9
