m255
K4
z2
!s11f vlog 2025.2 2025.05, May 31 2025
13
!s112 1.1
!i10d 8192
!i10e 25
!i10f 100
cModel Technology
Z0 d/home/frank/data/projects/upwork/grandcroix/github/fpga.backup/quartus/llm/ip/hbm_fp_0_example_design/sim/ed_sim/mentor
valtera_reset_controller
Z1 !s106 Intel
2../../ip/ed_sim/ed_sim_csr_reset_controller/altera_reset_controller_1924/sim/altera_reset_controller.v
Z2 DXx6 sv_std 3 std 0 22 @5XbY]_OacJl=`ToSm<M^0
Z3 !s110 1777056702
!i10b 1
!s100 CzPfQ^TGD<`:MPo2QMn3Y0
IV2`g3MaoAP>9]fG_az8Kj0
S1
R0
Z4 w1777055305
8../../ip/ed_sim/ed_sim_csr_reset_controller/altera_reset_controller_1924/sim/altera_reset_controller.v
F../../ip/ed_sim/ed_sim_csr_reset_controller/altera_reset_controller_1924/sim/altera_reset_controller.v
!i122 18
L0 41 324
Z5 VDg1SIo80bB@j0V0VzS_@n1
Z6 OL;L;2025.2;82
r1
!s85 0
31
Z7 !s108 1777056702.000000
!s107 ../../ip/ed_sim/ed_sim_csr_reset_controller/altera_reset_controller_1924/sim/altera_reset_controller.v|
!s90 -reportprogress|300|-sv|-suppress|13338|../../ip/ed_sim/ed_sim_csr_reset_controller/altera_reset_controller_1924/sim/altera_reset_controller.v|-work|./libraries/altera_reset_controller_1924|-statslog|./libraries/stats_log|-csession=incr|-csessiondir|./libraries/sessions|
!i113 0
Z8 o-suppress 13338 -sv -work ./libraries/altera_reset_controller_1924 -L mtiAvm -L mtiRnm -L mtiOvm -L mtiUvm -L mtiUPF -L infact
Z9 tCvgOpt 0
valtera_reset_synchronizer
R1
2../../ip/ed_sim/ed_sim_csr_reset_controller/altera_reset_controller_1924/sim/altera_reset_synchronizer.v
R2
R3
!i10b 1
!s100 3FID:KbSD?c@a74]2^fCi3
I0Oeih3d[cPX_QZYLI51fd0
S1
R0
R4
8../../ip/ed_sim/ed_sim_csr_reset_controller/altera_reset_controller_1924/sim/altera_reset_synchronizer.v
F../../ip/ed_sim/ed_sim_csr_reset_controller/altera_reset_controller_1924/sim/altera_reset_synchronizer.v
!i122 19
L0 23 63
R5
R6
r1
!s85 0
31
R7
!s107 ../../ip/ed_sim/ed_sim_csr_reset_controller/altera_reset_controller_1924/sim/altera_reset_synchronizer.v|
!s90 -reportprogress|300|-sv|-suppress|13338|../../ip/ed_sim/ed_sim_csr_reset_controller/altera_reset_controller_1924/sim/altera_reset_synchronizer.v|-work|./libraries/altera_reset_controller_1924|-statslog|./libraries/stats_log|-csession=incr|-csessiondir|./libraries/sessions|
!i113 0
R8
R9
