m255
K4
z2
!s12c _opt
Z0 !s99 nomlopt
!s11f vlog 2025.2 2025.05, May 31 2025
13
!s112 1.1
!i10d 8192
!i10e 25
!i10f 100
cModel Technology
Z1 d/home/frank/data/projects/upwork/grandcroix/github/fpga.backup/quartus/llm/ip/hbm_fp_0_example_design/sim/ed_sim/mentor
T_opt
!i145 1
!i144 0
!s110 1777055478
V6ez1]N:Tk5Zg19j3[I8BP2
04 6 4 work ed_sim fast 0
=1-b49691332152-69ebb6ce-12d-176bb0
R0
!s12f OEM100
!s12b OEM100
!s124 OEM25U404 
!s135 nogc
o-quiet -auto_acc_if_foreign -work ed_sim -L work -L work_lib -L lpm_ver -L sgate_ver -L altera_ver -L altera_mf_ver -L altera_lnsim_ver -L tennm_ver -L tennm_hssi_ver -L tennm_fm_hps_ver -L tennm_fp8_noc_ver -L tennm_hssi_f1_ver -L tennm_hssi_r1_ver -L tennm_agilex7_io96_ver -L altera_common_sv_packages -L hydra_software_100 -L hydra_rtl_library_100 -L altera_jtag_dc_streaming_191 -L timing_adapter_1950 -L altera_avalon_sc_fifo_1932 -L altera_avalon_st_bytes_to_packets_1922 -L altera_avalon_st_packets_to_bytes_1922 -L altera_avalon_packets_to_master_1922 -L channel_adapter_1922 -L altera_reset_controller_1924 -L altera_jtag_avalon_master_191 -L hydra_global_csr_100 -L altera_axi_bridge_19100 -L hydra_driver_mem_axi4_100 -L altera_merlin_axi_translator_1986 -L altera_merlin_apb_translator_1920 -L altera_merlin_axi_master_ni_19116 -L altera_merlin_apb_slave_agent_1950 -L altera_merlin_router_1921 -L altera_merlin_demultiplexer_1921 -L altera_merlin_multiplexer_1922 -L altera_mm_interconnect_1920 -L altera_merlin_master_translator_193 -L altera_merlin_master_agent_1940 -L altera_merlin_axi_slave_ni_19128 -L altera_avalon_st_pipeline_stage_1930 -L altera_merlin_traffic_limiter_1921 -L hydra_400 -L ed_sim_traffic_generator -L intel_noc_internal_initiator_220 -L intel_axi4_user_adapter_110 -L intel_noc_initiator_602 -L ed_sim_noc_initiator_with_wstrb -L hbm_arch_fp_10 -L altera_iopll_2100 -L intel_noc_target_210 -L hbm_fp_1001 -L ed_sim_hbm_fp_0 -L mem_reset_handler_100 -L ed_sim_global_user_reset_handler -L ed_sim_global_user_reset_extender -L altera_avalon_clock_source_191 -L ed_sim_uib_pll_refclk_source -L ed_sim_hbm_only_reset_bridge -L ed_sim_hbm_reset_controller -L ed_sim_noc_clk_ctrl_refclk_source -L ed_sim_core_pll -L ed_sim_hbm_reset_merge -L intel_mem_ip_reset_fanout_helper_110 -L ed_sim_csr_reset_fanout_helper -L ed_sim_traffic_generator_reset_controller -L ed_sim_core_pll_refclk_source -L intel_noc_clock_ctrl_211 -L ed_sim_noc_clock_ctrl_0 -L ed_sim_traffic_generator_reset_fanout_helper -L altera_avalon_reset_source_191 -L ed_sim_global_user_reset_source -L ed_sim_hbm_only_reset_source -L ed_sim_csr_reset_controller -L altera_s10_user_rst_clkgate_1949 -L ed_sim_post_configuration_reset_release -L ed_sim -suppress 2732,1130,8630,8604
Z2 tCvgOpt 0
n@_opt
OL;O;2025.2;82
ved_sim
2../sim/ed_sim.v
DXx6 sv_std 3 std 0 22 @5XbY]_OacJl=`ToSm<M^0
!s110 1777055423
!i10b 1
!s100 FhBN3lVYeBN^_OX[]zi4d2
I4lRVLD;FQAMRdmHkY`knI1
S1
R1
w1777055304
8../sim/ed_sim.v
F../sim/ed_sim.v
Fed_sim_noc_sim.inc
!i122 0
L0 6 4122
VDg1SIo80bB@j0V0VzS_@n1
OL;L;2025.2;82
r1
!s85 0
31
!s108 1777055423.000000
!s107 ed_sim_noc_sim.inc|../sim/ed_sim.v|
!s90 -reportprogress|300|-sv|-suppress|13338|../sim/ed_sim.v|-work|./libraries/ed_sim|-statslog|./libraries/stats_log|-csession=incr|-csessiondir|./libraries/sessions|
!i113 0
o-suppress 13338 -sv -work ./libraries/ed_sim -L mtiAvm -L mtiRnm -L mtiOvm -L mtiUvm -L mtiUPF -L infact
R2
